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In this paper, we formally define Test Case Sequence Diagrams (TCSD) as an easy-to-use means to
specify test cases for components including timing constraints. These test cases are modeled using
the UML2 syntax and can be specified by standard UML-modeling-tools. In a component-based
design an early identification of errors can be achieved by a virtual integration of components before
the actual system is build. We define such a procedure which integrates the individual test cases of
the components according to the interconnections of a given architecture and checks if all specified
communication sequences are consistent. Therefore, we formally define the transformation of TCSD
into timed-arc Petri nets and a process for the combination of these nets. The applicability of our
approach is demonstrated on an avionic use case from the ARP4761 standard.
1 Introduction
Testing is an important activity in modern embedded systems development processes, e.g., ISO 26262 [8],
SAE ARP4761 [1]. It comprises different level of granularity. In case of a component-based design [5]
the unit-tests have to validate that each individual component fulfills its requirements. The integration-
tests deal with the problems that arise through the combination of multiple components and have to
ensure their correct interaction. On the highest level, the complete system has to be validated.
In this paper, we focus on two testing aspects. First, an easy-to-use specification method for unit-
tests using UML2 syntax [12]. Second, we define an early virtual integration analysis on the basis of
these test cases. For the test case specification, we introduce the concept of test case sequence diagrams
(TCSD) as an extension of UML2 sequence diagrams. This extension allows test engineers to annotate
timing constraints for messages in the test case specification. Out of these test cases we are then able to
generate a formal analysis model to perform the virtual integration analysis.
The main idea of this approach is to interpret the successfully executed unit-test cases as contract
specification for the component. The pair of input and expected result defines the assumption and the
promise on the connected input ports and output ports respectively. On the basis of these specifications,
we are analysing if test cases for different components of the same system contradict each other regarding
timing behavior or the ordering of messages.
Our main contribution is the formalisation of sequence diagram-based test cases and the virtual in-
tegration analysis of the test cases. This approach is demonstrated on a well-known aerospace example
from the ARP4761, the braking system control unit (BSCU). The components of the BSCU are imple-
mented using Matlab/Simulink and sequence diagram-based test cases and the system architecture of the
BSCU are modeled using IBM Rational Rhapsody. These test cases are translated into timed-arc Petri
nets (TAPN) [7], which are modeled and analyzed using the tool TAPAAL [4]. For the virtual integra-
tion, we developed a prototype which is able to export the necessary information from Rhapsody. It also
translates the exported TCSD into timed-arc Petri nets, which can then be analyzed by TAPAAL.
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The structure of this paper is as follows: The formal definition of sequence diagrams, test case
sequence diagrams, and Petri nets is described in section 2. Section 3 presents the virtual integration
process, including the translation mechanism of TCSD to TAPN. The demonstration of our analysis is
evaluated in section 4 and in section 5 a conclusion as well as an outlook for our future work is given.
1.1 Related work
There is a huge amount of publications available dealing with UML [12] models for test case spec-
ification. For example Sokenou [14] identified the need to include sequence diagrams and state dia-
grams, which are usually created in the early stages of the development, into his test sequence generation
method. Also Linzhang [10] described the UML models as a natural source for test case generation,
since this semi-formal modelling language is commonly used.
The formalization of sequence diagrams has been analyzed in [9, 11, 6] as well as their transformation
into other specifications. For example Bowles [2] formalized sequence diagrams and translated sequence
diagrams into coloured Petri nets. In this paper, we use his formalism for sequence diagrams but translate
them into timed-arc Petri nets (TAPN), because of the annotated timing information. We chose Petri nets
over timed automata [15] because of the simplicity to compose different Petri nets in parallel [16].
The background of this work is based-on prior work [13] in which the idea of sequence diagram-
based test case specification is introduced as well as the concept for consistency analysis. This work
elaborates on these ideas and creates a formal model for the test case sequence diagrams. We also define
the virtual integration analysis on the formal model of TCSDs.
2 Formal Definitions
This section introduces the formal models for our virtual integration, namely sequence diagrams, timed-
arc Petri nets, and test case sequence diagrams.
The basic models for UML sequence diagrams and timed-arc Petri nets are both based-on existing
formal models, whereas test case sequence diagrams are a new extension to sequence diagrams specifi-
cally designed to suit the specification needs of timed behavior of a system under test.
2.1 UML Sequence Diagrams
The semantics of sequence diagrams, we use in this paper, are based-on the informal specification in
the UML 2.0 superstructure [12] and the formal semantics defined in Bowles and Meedeniya [2]. In
addition, we define a slightly adapted version of these semantics, named test case sequence diagram
(TCSD), to deal with diagrams specifically designed for test cases. Figure 1 shows an example of a
TCSD and introduces the basic idea of the formalization, which is based-on the different types of events
on the instance lines.
Definition 1 (Sequence Diagram (based-on [2]))
A sequence diagram (SD) is a tuple D = (d, I,E,<,Σmsg,M,F,X ,Exp) where:
• d ∈ Σname is the name of the diagram and Σname the set of all diagram names;
• I is a finite set of object instances (lifelines);
• E =⋃i∈I Ei is a set of events for lifeline i, s.t.∀i, j ∈ I : Ei∩E j = /0;
• < is a set of partial orders which defines for instance line i ∈ I a set: <i⊆ Ei×Ei;
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Figure 1: The figure shows examples of
the structural elements of test case se-
quence diagrams and their different types
of events.
For example: The box labeled with SUT
is the instance line of the system under
test, which interacts with the test compo-
nents 1 & 2; the arrow labeled with l1 is
a message sent by event e11 and received
by e21; the horizontal line with events
e12,e22, and e31 is a partition line which
models a timing constraint of 10ms; the
box labeled with par is a fragment in
which the events of the two operands,
seperated by the dashed line, are executed
in parallel; and the arrow between event
e25 and e29 is a timeout operator, which
constraints the time between the occur-
rences of these events to 5ms.
• Σmsg is a finite set of message labels l;
• M is a set of messages M ⊆ E ×Σmsg×E, s.t. for every m1,m2 ∈ M with m1 = (e11, l1,e12) and
m2 = (e21, l2,e22): m1 6= m2 =⇒ e11 6= e12 6= e21 6= e22;
• F is a set of interaction fragments for which the functions op,ev,sub are defined as:
– op : F →Ω×N associates an operator Ω ∈ {strict, par, opt, alt, loop} and
the number of operands to a fragment;
– ev : F ×N→ 2E associates a set of events to a pair (id,n) of a fragment id ∈ F and an
operand index number n;
– sub : F×N→ 2F associates a set of nested fragments to a parent fragment and an operand
index number;
• X = {Xi}i∈I a set of local variables indexed by object instances i ∈ I;
• Exp is a set of expressions, where each expression is associated as a guard to a message or a
fragment using the function guard : M∪F → Exp
A sequence diagram as defined in Definition 1 has a name d, which is usually used to identify a diagram
in a UML modeling tool and a set of object instances I. Each instance i ∈ I describes the behavior of one
object in the diagram, which is defined by the events Ei on the lifeline. All events within the diagram
are partially ordered by a relation <i. Only a partial ordering is possible, because the events in operands
of fragment blocks like par cannot be ordered. An event of a sequence diagram can either be part of
a message (send event/receive event) or mark the borders of an interaction fragment (enter event/exit
event). The interactions of a sequence diagram are defined by its transitions (messages) and the different
kind of fragments. Each message m is a tuple m= (e1, l1,e2)where e1 ∈Ei is a send event, l1 is a message
label of the labeling alphabet Σmsg, and e2 ∈ E j is a receive event. Both events must be different (e1 6= e2).
In addition, the events must be ordered (e1 < e2) if they are part of the same instance line (i = j).
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Fragments are regions within a sequence diagram with a specific semantic defined by the operator Ω
of the fragment. A fragment spans over a subset of all instance lines of the diagram and every instance
part of the fragment has dedicated enter and exit events which signal the fragments boundaries with
respect to this instance. The operators strict, par, alt,opt, and loop are relevant for our
virtual integration scenario. The behavior of strict is the default behavior and requires that the events
on the lifeline must occur in the specified order (according to the <i-relation). A par fragment has at
least two operands. Starting with the enter event, the event sequences of all operands are executed
in parallel. The exit event of the par fragment is reached when all operands have reached this event
following the <i-relation. In contrast to the parallel execution of the par fragment, the operands of the
alt fragment (at least two) represent exclusive alternative event sequences. The optional behavior of the
opt fragment can be considered as a special case of an alt fragment, with one operand and an implicit
empty sequence as second alternative. The loop fragment has exactly one operand. Its sequence of
events is repeated as often as stated in the expression of its guard Exp( floop).
For each fragment three functions op, ev, and sub are defined:
op : The op function assigns to each fragment an operator and the number of operands within the
fragment. Each operator of a fragment requires a specific (minimum) number of operands. The
strict, loop, and opt for example require exactly one operand, while the par and alt
operators require at least two operands.
ev : The ev function defines which elements are part of an operand. Therefore, it maps a tuple ( f ,n) of
a fragment f and an operand number n to a set of events.
sub : In sequence diagrams fragments may be nested. The function sub describes this hierarchy by
mapping a tuple ( f ,n) to the set of the directly nested fragments within the nth fragment and
therefore establishes a parent–child relation.
To avoid ill-formed fragment and event hierarchies, all fragments of a sequence diagram must fulfill
a set of consistency properties, s.t. for any fragments f1, f2 ∈ F with f1 6= f2, op( f1) = (o1,n1) and
op( f2) = (o2,n2) the following properties must hold:
1. no self–nesting: f1 /∈ sub( f1,x) for any x≤ n1
2. no shared events (except if nested): ∀x1 ≤ n1,x2 ≤ n2 : f1 /∈ sub( f2,x1)∧ f2 /∈ sub( f1,x2) =⇒
ev( f1,x1)∩ ev( f2,x2) = /0
3. containment of events: f2 ∈ sub( f1,x1) =⇒ ev( f1,x1)⊇⋃n≤n2 ev( f2,n)
The first property avoids that any fragment may be nested in itself. The second property requires that
any two disjunct fragments must not share events. The third property requires that if two fragments are
nested the parent fragment must contain all events of its child fragments.
A sequence diagram can also contain a number of variables X and expressions Exp which are used
on messages and fragments as guards. Apart from constant expressions on loop fragments, the variable
and expression concepts are not relevant for our virtual integration analysis and are therefore ignored in
the rest of this paper.
2.2 Test Case Sequence Diagrams
In our approach, we extend Definition 1 to test case sequence diagrams (see Definition 2), which are
able to model the timed behavior of a test case. In a TCSD the object instances have two different
roles. One instance represents the component of the system under test (SUT) for which the test case
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is defined. All other object instances of the diagram represent test components. Test components are
abstract components which will (in most cases) not appear within the real system architecture. Their
only purpose is to provide input to and receive output from the ports of the SUT.
Therefore, we limit the set of events in messages, such that either the sending or the receiving event
must be part of the sut object instance and the other event must be part of a test component. Self loops
on the SUT are not allowed because the idea of the test components is to make the communication with
the SUT visible, such that messages to the SUT can be interpreted as part of an input test vector and
messages received from the SUT as part of the expected output.
TCSDs also allow the specification of timing constraints on events. To this end, the diagram type
supports partition lines τ ∈ T with τ = (e1, . . . ,em,δ ) which are annotated with the timing information
δ . A partition line cuts through all instance lines by introducing a new event in each line. Each TCSD
has an implicit partition line τ0 with δ = 0 which indicates the start of the diagram. Every time stamp
of following partition lines is relative to this initial line. The semantics are that every event before a
partition line event has to happen before the annotated time stamp δ and every following event at least
after δ time.
The consistency of partition lines is ensured by additional properties. The uniqueness property (1)
requires that there are no two partition lines with the same time stamp. The completeness property
(2) ensures that all instance lines have a partition line event separating their own events. The ordering
property (3) ensures that the annotated times on all partition lines are in an ascending order. The last
property (4) prevents the intersection of partition lines with fragments.
For the ordering of two partition lines we will write τ1 < τ2 as a short form for comparing the time
steps δ1 < δ2.
To express timing constraints within a (sub-)fragment of the SUT instance line, a TCSD supports the
concept of timeouts, which are represented by the set C . Each timeout is a tuple c= (e1,e2,δ ) consisting
of two ordered events between which at most δ time units may pass. A timeout may be used within a
subfragment, but both events of it must be part of the same fragment operand.
Definition 2 (Test Case Sequence Diagram)
A test case sequence diagram (TCSD) is a tuple TC = (d, I,E,<,Σmsg,M,F,X ,Exp,sut,T ,C ) where:
• (d, I,E,<,Σmsg,M,F,X ,Exp) is a sequence diagram;
• sut ∈ I is the system under test instance line;
• for every m ∈M with m = (e1, l,e2) : (e1 ∈ Esut ∧ e2 /∈ Esut)∨ (e2 ∈ Esut ∧ e1 /∈ Esut)
• T ⊆ E |I|×N0 is the set of time partition lines, s.t. for every τ1,τ2 ∈T with τ1 = (e11, . . . ,e1m,δ1)
and τ2 = (e21, . . . ,e2m,δ2):
1. uniqueness: δ1 = δ2 =⇒ τ1 = τ2
2. completeness: ∀e1i,e1 j : i 6= j⇔ Ei 6= E j
3. ordering: ∀ j : (δ1 < δ2)⇔ (e1 j,e2 j) ∈ E j =⇒ (e1 j,e2 j) ∈< j;
4. no fragment cutting: ∀ f1 ∈ with op( f1) = (o1,n1),∀n < n1 : e11, . . . ,e1m /∈ ev( f1,n)
• C is a set of timeouts C ⊆ Esut ×Esut ×N, s.t. for every c = (e1,e2,δ ) with e1,e2 ∈ Esut:
1. ordered: e1 < e2
2. same fragment: ∀ f ∈ F with op( f ) = (o1,n1) : e1 ∈ ev( f ,x)⇔ e2 ∈ ev( f ,x) for any x≤ n1
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2.3 Timed-arc Petri Nets
In this section we will recall the formal definition of TAPN and introduce our notation which will be
used in the rest of the document.
Definition 3 (Timed-arc Petri nets (based-on [3])
A timed-arc Petri net with transport arcs (TAPN) is a tuple N = (P,T,R,c,Rtarc,ctarc, ι), where:
• P is a finite set of places;
• T is a finite set of transitions (P∩T = /0);
• R is the flow relation (R⊆ (P×T )∪ (T ×P));
• c is a function that associates a time interval to each arc (p, t) in R, s.t. c : R|P×T →I ;
• Rtarc ⊆ (P× T ×P) is the set of transportation arcs that satisfy for all (p, t, p′) ∈ Rtarc and all
r ∈ P: ((p, t,r) ∈ Rtarc =⇒ p′ = r)∧ ((r, t, p′) ∈ Rtarc =⇒ p = r)∧ (p, t) /∈ R∧ (t, p′) /∈ R
• ctarc : Rtarc→I associates a time interval to every transportation arc;
• ι : P→IInv assigns time intervals as invariants to places.
The TAPN can be seen as a directed bipartite graph of separated places P and transitions T . The inter-
connection of the net is given by two flow relations. R defines arcs between places and transitions in both
ways as known from conventional Petri nets, whereas Rtarc defines so-called transportation arcs. The
main structural difference between those two kinds of arcs is that transportation arcs are always triples
from a place over a transition to a place. The other arcs are separate tuple for arcs to a transition (p, t)
or arcs from a transition (t, p). The additional condition on transportation arcs imposes, that there is at
most one transportation arc between any two places.
In contrast to the original definition [3], we limit the supported time intervals I and IInv to be only
closed [·, ·] or right-open [·, ·) intervals over N0×(N0∪{∞}). Other kinds of intervals are not relevant for
our virtual integration analysis. In addition, invariants are also not considered and we assume the default
invariant [0,∞) for every place.
In the following we will use p
[t,t¯)−−→ t as a short notation for the arc (p, t) with an associated time
interval [t, t¯) and p
[t,t¯)−−→ t −−→ p′ for a sequence in a TAPN N where (p, t),(t, p′)∈RN and cN(p, t)= [t, t¯).
For transportation arcs we use the notation p
[t,t¯)−−→t −−→ p′ respectively.
The state of a Petri net is defined by its current placed tokens (marking). In a TAPN each token
has an individual age which increases over time. Formally a marking M on a TAPN N is a function
M : P→ 2R+0 which assigns every place p ∈ P a set of positive real numbered tokens, s.t. each token
x ∈M(p) of a marking fulfills the invariant of its assigned place: x ∈ ι(p). Only markings with a finite
number of tokens are considered in this paper.
A marked TAPN is a tuple (N,M0) of a TAPN N and a marking M0 over the places of N. The
dynamics are defined over changes of this marking, which follow the flow relations R and Rtarc. A
transition t is said to be enabled if there exists at least one token in each of the places connected to its
incoming arcs according to R for normal arcs and Rtarc in case of transportation arcs and these tokens
are in the corresponding timing interval of c and ctarc respectively. In addition, the tokens of normal arcs
and transportation arcs have to fulfill the invariants of the target places. An enabled transition can fire
by consuming exactly one token of matching age from each of its incoming arcs and producing one new
token of each of its outgoing arcs. The age of these newly created token is either 0, if it is produced
by a normal arc, or the age of the consumed token, if it is produced by a transportation arc. Instead of
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firing a transition, a TAPN can perform a so called time delay in which the age of all token of the current
marking is increased by the same timespan. The time delay is valid if all token still fulfill the invariants
of their corresponding places. We write M t−→ M′ if the marking M′ is reached from M by consuming
t time units and firing enabled transitions of the TAPN. A marking Mk is said to be reachable from M0
within k steps, if there is a sequence Mi
ti−→Mi+1 for 0≤ i≤ k and i,k ∈ N0.
For the construction of TAPNs from sequence diagrams, we need to be able to identify transitions
with messages of the diagram. Therefore, we define a labeling function λtrans : T → Σtrans, which asso-
ciates each transition of a TAPN with a label from a labeling alphabet Σtrans.
3 Virtual Integration of Sequence Diagrams
In the virtual integration scenario all TCSDs of the individual components are combined according to
the interconnections of the ports provided by the system architecture. The procedure consists of three
steps: First, the TCSDs are translated into TAPNs, which mimic the occurrences of the SUT events
and impose the same timing constraints; Second, the individual TAPNs are combined to a single TAPN
by synchronizing the communicated messages according to the architecture; And third, a consistency
analysis is performed which checks if it is possible to successfully execute the combined TAPN.
3.1 Translation of TCSDs to TAPNs
For the translation of TCSDs to TAPNs we define a set of translation rules. The general idea is to
construct a sequence of transitions (main sequence) in which each transition represents exactly one event
of the SUT instance line. In the TAPN a single token is transported among this sequence and mimics the
execution of the sequence diagram. The age of the token on the main sequence is restricted by timing
constraints on the transitions according to the constraints on the partition line. Figure 2 shows the idea
of the construction of the main sequence.
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Figure 2: Example of the translation procedure of a TCSD to a TAPN. Subfigure a) shows a basic TCSD
with the sequence of messages x, y, z and required timing-constraints. Subfigure b) shows how the
message events relate to labeled transitions on the main transportation arc sequence of the TAPN. The
timing-constraints are enforced by the interval guards. Subfigure c) shows the resulting marked TAPN
including a place with a token and the delay transition at the beginning.
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Messages are represented as labels on transitions. They don’t add any additional semantic to the net,
but are used for synchronization with other nets. Fragments and timeout events on the other hand, are
translated by adding branches (one for each operand) to the main line. Each branch starts at the enter
event transition and is merged again with the main line on the corresponding exit transition.
The formal construction is defined by a set of translation rules. Each rule applies to one kind of
event. Their input on the one hand is the TCSD TC which has to be translated and an event ec ∈ Esut of
the SUT instance line which marks the current position in the diagram. On the other hand the other input
is the so far partially generated TAPN PN and a place pc to which the new Petri net elements have to be
appended. The place pc is either the last place of the generated main sequence or the end of the current
branch, if ec is part of a fragment operand. The output of the rule is an extended net PN′ and the next
event e′c.
For the notation of the rules we will mark every new TAPN element added to PN with a prime. We
will also use the function next to indicate the immediate following event within the SUT instance line
according to the < relation of the diagram. In case there is just a partial ordering because of multiple
operands in a fragment, the rules will iterate the events of the operands sequentially. Intuitively, the
transformation rule iterates over all events on the SUT instance line according to the graphical notation.
If next(e) = /0 then the event e is the last event on the instance line. In addition, the functions f irst
and last are used to identify the first respectively the last event of a operand according to the ordering
relation. Each rule consists of a formal description and a figure of the TAPN artifacts created by the rule.
Places in red mark the attachment point to the prior constructed TAPN elements. Dashed lines indicate
segments which have to be further extended.
The transformation process consists of a succeeding application of the different translation rules and
an iterative construction of the corresponding TAPN. Initially, Translation Rule 1 is applied which creates
the initial places and the marking M0. Afterwards the Translation Rules 2–7 are applied according to the
type of the current event ec. They extend PN with a TAPN fragment modeling the sequence diagram
event type until the last event has been handled (next(ec) = /0). Then the final Translation Rule 8 can
be applied, which creates the marking Mtarget indicating the target state to be reached from the TAPN
(PN,M0).
Translation Rule 1 (Initial)
Let ec ∈ Esut and PN be the empty TAPN. Create pc [0,∞)−−−→ t ′−−→ p′c with
λ ′(t ′) = ε , e′c = ec, and an initial marking M0 consisting of a single
token on place pc with age 0.
pc t ′
[0,∞)
p′c
Multiple sequence diagrams may be executed with an arbitrary time offset. Therefore, we prefix the
main sequence with a transition, such that the TAPN can initially wait. The Translation Rule 1 adds a
transition with normal arcs and no timing constraint before the first event of the TCSD. This models an
arbitrary offset between the starting times of all TCSDs, e.g., Figure 2 c) S0
[0,∞)−−−→ start −−→ P0.
Translation Rule 2 (Send/Receive Message Event)
Let ec ∈ Esut where ∃m ∈M, s.t. m = (ec, l,e) or m = (e, l,ec) and pc ∈
P. Append pc
[0,∞)−−−→t ′ −−→p′c with λ ′(t ′) = l and e′c = next(ec) pc t ′
l
[0,∞)
p′c
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After the application of the initial rule, the other rules generate transportation arcs according to the
events on the instance line. Translation Rule 2 models the sending and receiving of messages by adding
a transportation arc to the main sequence with no additional timing constraints. The created transition t ′ is
labeled with the label of the message. This label identifies the message (e.g., it contains the port identifier
and the sent/received content) and is later used for synchronization with other TAPNs, e.g., Figure 1
m = (e11, l1,e21).
Translation Rule 3 (Partition Line Event)
Let ec ∈ Esut where ∃τ = (e1, . . . ,en,ec,em, . . . ,el,δ ) and pc ∈ P. Ap-
pend pc
[δ ,δ ]−−−→t ′c −−→p′c with λ ′(t ′) = ε and e′c = next(ec) pc t ′c
[δ ,δ ]
p′c
The timing constraints imposed by partition lines are also encoded by adding a single transportation arc
to the main sequence of the graph. The interval [δ ,δ ] limits the age of the main token to exactly δ
in order to fire this transition. This represents the semantics of partition lines, s.t. all events before the
partition line have to be executed before time stamp δ and all events after the partition line can only be
executed after time stamp δ .
Translation Rule 4 (Par-/Alt-/Opt-Fragment Event)
Let ec ∈ Esut where ∃ f ∈ F with op( f ) = (Ω,N) with Ω ∈
{par,alt,opt} and ec is enter event of f :
Append pc
[0,∞)−−−→t ′f−start −−→p′f−start
[0,∞)−−−→t ′f−end
[0,∞)−−−→p′f−end .
For each operand id n < N do:
1. Append t ′f−start −−→ p′op−start
2. Apply Rules 2–7 starting with ec = f irst(ev( f ,n)) and pc =
p′op−start until e′c /∈ ev( f ,n)
3. Append p′op−end
[0,∞)−−−→ t ′f−end with p′op−end = p′c after step 2.
Finally, set p′c = p′f−end and e
′
c = next(ec).
pc
t ′f−start
[0,∞)
p′f−start
t ′f−end
[0,∞)
p′f−end
p′op−start
. . .
p′op−end
[0,∞)
Fragment blocks alt, opt, par [12] and the possible hierarchical structures thereof are encoded
by adding additional paths, branching from the main sequence for each operand of the fragment. The
main sequence is extended by two transitions. The first transition t ′f−start represents the enter event
of the fragment and the second t ′f−end the corresponding exit event. A new branch starting from
t ′f−start and ending at t
′
f−end is added to the main sequence for each of the operands of the fragment.
The branches itself are constructed according to the normal Translation Rules 2–7. This construction
effectively reduces the alt and the opt fragments to the parallel execution construction of par. The
motivation is that the resulting TAPN shall represent all possible execution paths of the original TCSD
in order to provide all possible synchronization points for the virtual integration with other TAPN.
Translation Rule 5 (Strict-Fragment Event)
Let ec ∈ Esut where ∃ f ∈ F, op( f ) = (Ω,N) with Ω= strict and ec
is enter event of f : Set e′c = next(ec)
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Translation Rule 5 handles strict fragments [12], which is the default semantic in our construction.
Therefore, it does not require any additional handling and the corresponding enter and exit events
can be skipped.
Translation Rule 6 (Loop-Fragment Event)
Let ec ∈ Esut where ∃ f ∈ F, op( f ) = (Ω,1) with Ω = loop,
guard( f ) = N with N ∈ N, and ec is enter event of f :
Append pc
[0,∞)−−−→t ′f−start −−→p′f−start
[0,∞)−−−→t ′f−end
[0,∞)−−−→p′f−end .
1. Append t ′f−start −−→ p′l−start
2. Repeat N-times:
• Apply Rules 2–7 starting with ec = f irst(ev( f ,1)) and pc =
p′l−start until e
′
c /∈ ev( f ,n)
3. Append p′l−end
[0,∞)−−−→ t ′f−end with p′l−end = p′c after step 2.
Finally, set p′c = p′f−end and e
′
c = next(ec).
pc
t ′f−start
[0,∞)
p′f−start
t ′f−end
[0,∞)
p′f−end
p′l−start
. . .
. . .
. . .
p′l−end
[0,∞)
The loop fragment is only supported if its guarding expression is a constant number. The construction
described in Rule 6 is similar to the construction used for the par fragments. Except it is limited to
a single operand and instead of adding multiple branches, it extends the looping branch starting with
p′l−start N-times where N is the number of unrollings of the loop.
Translation Rule 7 (Timeout Event)
Let ec ∈ Esut where ∃c = (estart ,eend ,δ ) ∈ C with ec = estart:
1. Append pc
[0,∞)−−−→t ′to−start −−→p′to−start
2. Apply Rules 2–7 starting with ec = next(ec) and pc = p′to−start
until e′c = eend
3. Append p′to−end
[0,∞)−−−→t ′to−end −−→p′c with p′to−end = p′c after step
2.
4. Append t ′to−start −−→ pwait
[0,δ ]−−→ t ′to−end
pc t
′
to−start
[0,∞)
p′to−start
. . .pwait
p′to−endt ′to−end
[0,∞)
[0,δ ]
p′c
Timeout events define a timing constraint between the occurrences of the start event estart and the end
event eend , e.g., the timeout operator (e25,e29,5ms) in Figure 1 constraints the time between the oc-
curences of the events e26,e27,e28 to 5ms. The construction described in Translation Rule 7 creates a
new transportation arc on the main sequence for each of these events and a connected place with the
corresponding timing constraint as interval. In contrast to fragment event rules, this rules constructs all
events between estart and eend directly on the main sequence rather than on a branch.
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Translation Rule 8 (Termination)
Let ec ∈ Esut of SD and pc ∈ P of PN. If next(ec) = /0 then PN is the
transformed TAPN of SD with correspondence in timed reachability
of the marked TAPN (PN,M0) to a marking Mtarget , where M0 is the
initial constructed marking and Mtarget is a marking consisting of a
single token (with arbitrary age) on pc.
The translation process terminates with the application of Translation Rule 8. This rule is only applicable
if the end of the SUT instance line is reached (next(ec) = /0) and it creates the target Marking Mtarget
representing the state after the execution of the TCSD in the constructed TAPN.
3.2 Synchronization of TAPN
The virtual integration is done according to a system architecture A, which instantiates components and
specifies how they are interconnected. Each component is associated with its own set of test cases,
specified as TCSDs. Within a TCSD the component itself is identified as the SUT instance line. The
other instance lines are test components, which represent virtual communication partners for the ports of
the component.
Given the connection between the ports of the components within the architecture it is possible to
create a mapping of all test components to existing components of the architecture. This mapping directly
corresponds to a mapping of SUT instance lines and test component instance lines.
We write i1 ∼=A i2 for two instance lines i1 ∈ I1 and i2 ∈ I2 to indicate that i1 and i2 are in a mapping
relation according to the interconnections of the architecture A.
The synchronization of these instance lines is done on the basis of the messages transmitted on the
common ports. For the compatibility of messages we define a similar relation in Definition 4. Two
messages are compatible if their source and target instance lines are in the mapping relation ∼=A.
Definition 4 (Compatibility of Messages)
Let TC1, TC2 be two TCSD with TC1 6= TC2 and A be an architecture connecting the components:
The compatibility ∼=A of two messages m1 = (e11, l1,e12) ∈ MTC1 with e11 ∈ Ei11 ,e12 ∈ Ei12 and m2 =
(e21, l2,e22) ∈ MTC2 with e21 ∈ Ei21 ,e22 ∈ Ei22 is defined as: (m1 ∼=A m2) := (i11 ∼=A i21)∧ (l1 = l2)∧
(i12 ∼=A i22)
Given this definition of compatibility, we can combine multiple TCSDs by synchronizing all compati-
ble messages of the two diagrams. This synchronization process is in general not unique e.g., if there
are multiple instances of messages with the same label). In this case all combinations of potential syn-
chronization points have to be considered. To this end, we transform each individual TCSD into its
corresponding TAPN. In the TAPN representation, each message is represented by a unique transition
(see Translation Rule 2). In case of a synchronization, the two transitions representing the compatible
messages can be combined to a single new transition as depicted in Figure 3. Formally, all sets and func-
tions of the two TAPN are merged, new transitions are introduced replacing the individual synchronized
transitions, and the arcs are redirected to the new transitions.
3.3 Consistency Analysis
After all individual TAPNs are merged to a single net, the final step of the virtual integration analysis is
to determine if this TAPN is consistent. Consistency in this case means that the target marking of the
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Figure 3: Example of the combination of two (partial) TAPNs. The two transitions t1 and t2 of the nets
on the top are synchronized by replacing the transitions with a newly created transition tmerged . All arcs
(transportation and normal) to t1 or t2 are redirected to tmerged . The places in this figure are numbered to
identify them in the merged TAPN.
combined TAPN (the union of all individual target markings) is reachable from its initial marking (the
union of all initial markings).
This procedure detects timing constraint violations and ordering inconsistencies of messages. Timing
constraints in the constructed TAPN relate to interval bounds (lower and upper) on the age of the token
on the individual main sequences and the token of timeout operator branches (see Translation Rule 7).
If two or more nets have to synchronize on a common transition the ages of these token must still fulfill
their guards even if the token have to wait additional time for the synchronization. Formally, the analysis
has to check if all interval constraints on synchronized transitions have a non-empty intersection. This
ensures that at least one successful execution of the integrated components fulfills all timing constraints.
The second detectable kind of inconsistency is the problem regarding the ordering of messages. If for
example one test case defines a strict ordering of two messages m1 and m2 and a second test case specifies
the opposite ordering of first m2 and then m1, the merged TAPN can never reach its target marking.
The messages m1/m2 in both test cases are translated into transitions t1/t2 according to Transition Rule
2. After synchronizing the transitions, the net has a classical deadlock in its transitions: t1 can by
construction only fire after t2 fired, but t2 has to wait until t1 fired.
In case there are multiple possibilities to synchronize two nets, the analysis has to consider all possi-
ble points of synchronization. For our analysis we consider it as sufficient, if at least one of the combina-
tions succeeds the reachability analysis. Alternatively, one could impose a stronger consistency concept
if it is required that all possible combinations pass the analysis.
In general test cases define only the fragment of the total component behavior which is relevant for
the test case. Therefore, the specified message sequences are in most cases incomplete. This can lead
to a false inconsistent result of the analysis. The prior mentioned inconsistent sequence m1 then m2 may
be consistent if we assume that the second test case just neglected a first occurrence of m1 e.g., the full
sequence would be m1,m2,m1. Therefore, inconsistency results may just be cases of underspecified test
cases.
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4 Evaluation
We demonstrate the virtual integration analysis presented in this paper on an example that is complex
enough for our purpose but still has an acceptable degree of simplicity to understand the context. The
Brake System Control Unit (BSCU) is part of a Wheel Braking System (WBS) example that was used to
describe the safety assessment for certification of civil aircraft in the SAE standard ARP4761 [1]. The
architecture of the BSCU, which consists of two redundant subsystems, is shown in Figure 4a.
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Figure 4: Subfigure a) shows the component model of the BSCU. Subfigures b) - d) depict test cases
used for the demonstration of our approach. The SUTs and test components of each test case are mapped
on the corresponding component in the shown architecture.
We created a set of test cases to demonstrate our approach. These test cases represent the interaction
of specific components of the BSCU, e.g., a test case for the Command unit (Figure 4b), Monitor (Figure
4c), and the Switch (Figure 4d). Applying our approach, each of these sequence diagrams is translated
into one timed-arc Petri net. The three resulting Petri nets are then being merged into one single TAPN,
see Figure 5.
The translation rules introduced in section 3.1 can be identified in Figure 5. For example a translation
of a partition line (Translation Rule 3) can be seen in the top left corner (P20
[0,0]−−−→t −−→P21). Another
example is a realisation of the par-operator (Translation Rule 4). Its main sequence is represented by
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P21
[0,∞)−−−→t1 −−→P24 [0,∞)−−−→t2 −−→P27 and its branches are starting at the places P22 and P23.
Performing the consistency analysis means that the target marking M = (EndTCSD Mon,EndTCSDCom,
EndTCSDSwitch) is reachable. In this case, the target marking is not reachable because of a deadlock,
caused by the transitions Status, CMD1m, AntiSkid1m, CMD1 and AntiSkid1. Since this is detected by
our analysis, we are able to fix this error before the integration of the real system.
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Figure 5: Merged timed-arc Petri net of the test case sequence diagrams.
5 Conclusion
We presented an approach to analyze sequence diagram-based test cases. Therefore, a concept of test case
sequence diagrams was introduced, which allows to annotate timing information to test cases. In order
to formalize these test cases we extended the sequence diagram formalism of Bowles by the additional
timing information. In addition, we adapted the Petri net formalism of Byg to represent the needed test
case elements. For the translation of a TCSD into a TAPN, a set of translation rules was presented. These
TAPNs can be merged into one single Petri net. On the basis of the merged Petri net, we were able to
analyse if a set of test cases is consistent in the sense of ordering and timing behavior.
The applicability of the approach was demonstrated using a example from the ARP 4761. We used
IBM Rational Rhapsody to specify test cases for this BSCU and developed a prototype to extract the
sequence diagram-based specifications. It also translates them into a TAPN to enable the analysis.
In the future we want to evaluate this approach on a larger scale design process, in which our TCSDs
are used for requirements specification as well as for test cases. In addition, we want to extend the scope
of the analysis to enable support for life sequence charts [5]. This will enable the integration of the anal-
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ysis into the early stages of the development process, e.g., to analyse requirements for early verification.
Other forms of synchronization of TAPNs, e.g., check for time interval inclusion in request/response
scenarios are also planned.
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